cycle stealing


General Science


  • noun a memory access operation by a peripheral that halts a CPU for one or more clock cycles while data is being transferred from memory to the device


  • A technique in which a peripheral control unit, such as a direct memory access device, uses the local bus for transfers during cycles that the CPU is not using it.